Search
Selected: M

Merged logic element routing multiplexer

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Merged programmable output driver

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Merging data streams in a self-timed programmable integrated...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

MESFET logic device with clamped output drive capacity and low p

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Metastability recovery circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and an apparatus to reduce duty cycle distortion

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a 1 of N signal

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a configurable latch

Electronic digital logic circuitry – Multifunctional or programmable – Sequential or with flip-flop
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a configurable low power high...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a direct current (DC) coupled input...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a failure-free synchronizer

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a family of self clocked dynamic...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a fast variable precedence priority enc

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a fast variable precedence priority enc

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a flexible chargepump scheme for...

Electronic digital logic circuitry – Multifunctional or programmable
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a logic circuit with constant power con

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a low power, multi-mode GTL I/O...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a multi-state single program pin

Electronic digital logic circuitry – Multifunctional or programmable
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a N-nary logic circuit using 1 of 4 sig

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a N-nary logic circuit using 1 of N sig

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.