Method and apparatus for a fast variable precedence priority enc

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G11C 800

Patent

active

060284528

ABSTRACT:
A variable precedence priority encoder apparatus is provided having a plurality of inputs, each receiving a corresponding bit of an input vector, and a like plurality of outputs. Each output is associated with a corresponding one of the plurality of inputs, thereby forming a plurality of input/output pairs. The encoder circuit also includes a priority assignment circuit coupling each input of the plurality of inputs to its associated corresponding output of the plurality of outputs. The priority assignment circuit assigns a priority to each input/output pair, such that an output, which corresponds to an input which receives an asserted bit, and which has a highest priority, provides an asserted bit while all other outputs provide bits that are not asserted. The priority assigned to each input can be dynamically updated within the priority assignment circuit. Updates of priority that shift the priority position by one or more inputs can be done all using the same circuit. As such, the invention overcomes the limitations of the prior art by being reconfigurable into any precedence configuration using just a single encoder circuit.

REFERENCES:
patent: 5321640 (1994-06-01), Anderson et al.
patent: 5511222 (1996-04-01), Shiba et al.
patent: 5519881 (1996-05-01), Yoshida et al.
patent: 5555397 (1996-09-01), Sasama et al.
patent: 5564118 (1996-10-01), Steely, Jr. et al.
patent: 5568485 (1996-10-01), Chaisermartin
patent: 5602545 (1997-02-01), Ishii et al.
patent: 5714949 (1998-02-01), Watabe
Yeh, T., et al., "Two-Level Adaptive Training Branch Prediction," (1991).
Keller, J. et al., "A Superscaler Alpha Processor with Out-of-Order Execution," Microprocessor Forum, (Oct. 1996).
Gwennap, L., "Digital 21264 Sets New Standard--Clock Speed, Complexity, Performance Surpass Records, But Still a Year Away," Microprocessor Report, 10 (14):1-11, (Oct. 28, 1996).
Gieseke, B. A., et al., "A 600 MHz Superscaaler RISC Microprocessor With Out-of-Order Execution," IEEE International Solid-State Circuits Conference, (1997).
Emer, J., et al., "A Language for Describing Predictors and its Application to Automatic Synthesis," (undated).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for a fast variable precedence priority enc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for a fast variable precedence priority enc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a fast variable precedence priority enc will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-523387

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.