Method of reducing sub-threshold leakage in circuits during...
Method of reducing the number of configuration bits by...
Method of synchronizing computing units connected to one another
Method of time multiplexing a programmable logic device
Method of transparently reducing power consumption of a...
Method of transparently reducing power consumption of a...
Method of use with a terminator and network
Method of using partially defective programmable logic devices
Method to improve current and slew rate ratio of off-chip...
Method to improve routability in programmable logic devices...
Method to reduce power consumption within a clock gated...
Method to reduce power in active shield circuits that use...
Method to reduce wire-or glitch in high performance bus...
Method utilizing a one-stage level shift circuit
Method, apparatus and system of domino multiplexing
Method, apparatus, and system for synchronously resetting...
Method, architecture and circuit for product term allocation
Method, system and method of using a component for setting...
Methodology and apparatus for reduction of soft errors in...
Methodology to test pulsed logic circuits in pseudo-static mode