Search
Selected: I

Input buffer circuit

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Input noise margin enhancement
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit and method

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit and method

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Input noise margin enhancement
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit and semiconductor memory device

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit capable of corresponding to variation of op

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit for low power application

Electronic digital logic circuitry – Tri-state – With field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit having sleep mode and bus hold function

Electronic digital logic circuitry – Signal sensitivity or transmission integrity
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit including an input level translator with sl

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuit with constant response speed of output...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer circuits with input signal boost capability and...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer for a mixed voltage environment

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer for multiple differential I/O standards

Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer for multiple differential I/O standards

Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer for multiple differential I/O standards

Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer for translating TTL levels to CMOS levels

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer having a compensation circuit for stabilizing the o

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer having adjustment function for suppressing skew

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Input buffer means for high voltage operation

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.