Input buffer for a mixed voltage environment

Details Input buffer for a mixed voltage environment Input buffer for a mixed voltage environment

1997-12-31

2000-07-04

Tokar, Michael

Electronic digital logic circuitry

Interface

Supply voltage level shifting

326 86, 326 83, H03K 190175, H03K 19094

Patent

active

060844302

ABSTRACT:
An input buffer to interface between a main logic circuit and a peripheral device, which includes a first transistor that is adapted to be coupled to a first voltage supply and a first terminal, is described. A second transistor, which is adapted to be coupled to a second voltage supply and said terminal, is also included. The input buffer includes a first logic circuit to limit the amount of voltage applied to the first and second enable terminals of the first and second transistors. The first logic circuit is adapted to be coupled to a second terminal, the first enable terminal, and the second enable terminal. A second logic circuit, designed to limit the amount of voltage applied to the first terminal, is also included. The second logic circuit is coupled to the input terminals of the first and second transistors, as well as the first terminal. A method for buffering a signal received from a peripheral component includes receiving a first signal from a peripheral component. The voltage level of the first signal is reduced, and it is applied to the enable terminals of a first and a second transistor. A second signal is applied to an output terminal, and the voltage level of the second signal is limited. The second signal is then transmitted to an internal component.

REFERENCES:
patent: 4677317 (1987-06-01), Sakuma
patent: 4899066 (1990-02-01), Aikawa et al.
patent: 5204557 (1993-04-01), Nguyen
patent: 5352942 (1994-10-01), Tanaka et al.
patent: 5378943 (1995-01-01), Dennard
patent: 5463330 (1995-10-01), Tsuchida
patent: 5465054 (1995-11-01), Erhart
patent: 5650742 (1997-07-01), Hirano
patent: 5723986 (1998-03-01), Nakashiro et al.
patent: 5789942 (1998-08-01), Mizuno
patent: 5892371 (1999-04-01), Maley

Affiliated with

Also associated with

Rating

Input buffer for a mixed voltage environment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input buffer for a mixed voltage environment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input buffer for a mixed voltage environment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1489743