Electronic digital logic circuitry – Signal sensitivity or transmission integrity
Patent
1993-04-30
1995-07-11
Hudspeth, David R.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
326 85, 326 65, 326110, 327525, H03K 1908, H03K 190175
Patent
active
054324629
ABSTRACT:
The present invention includes an input buffer circuit (10) having sleep mode and bus hold capability. An input section (11) of the buffer circuit is operated from an operating voltage which is lower than a supply voltage of the buffer circuit thereby minimizing the static power dissipation. Sleep mode circuitry (15, 36, 38) is included for effectively disconnecting an input signal from the rest of the buffer circuit thereby minimizing dynamic power dissipation. Bus hold circuitry (40) is included for holding the logic state appearing at an output of the input buffer circuit when the input signal is removed thereby further reducing the static power dissipation.
REFERENCES:
patent: 4707623 (1987-11-01), Bismarck
patent: 4717847 (1988-01-01), Nolan
patent: 4804868 (1989-02-01), Masuda et al.
patent: 4894558 (1990-01-01), Conkle et al.
patent: 5083048 (1992-01-01), Kashimura
patent: 5087841 (1992-02-01), Rogers
patent: 5138194 (1992-08-01), Yoeli
patent: 5146111 (1992-09-01), Ciraula et al.
patent: 5146118 (1992-09-01), Nakamura et al.
patent: 5276362 (1994-01-01), Obregon et al.
patent: 5280203 (1994-01-01), Hung et al.
Neely Eric D.
Obregon Carlos D.
Wells Michael A.
Dover Rennie William
Hudspeth David R.
Motorola Inc.
Santamauro Jon
LandOfFree
Input buffer circuit having sleep mode and bus hold function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input buffer circuit having sleep mode and bus hold function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input buffer circuit having sleep mode and bus hold function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-505801