Search
Selected: G

Generation of graphical congestion data during placement...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of graphical design representation from a design...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of metal holes by via mutation

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of ordered interconnect output from an HDL...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of refined switching windows in static timing...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of refined switching windows in static timing...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of route rules

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of RTL to carry out parallel arithmetic operations

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of sub-netlists for use in incremental compilation

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of sub-netlists for use in incremental compilation

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of tests used in simulating an electronic circuit...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generic method and apparatus for implementing source...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generic methodology to support chip level integration of IP...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Geometric phase analysis for overlay measurement

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Global equivalent circuit modeling system for substrate...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Global equivalent circuit modeling system for substrate...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Global routing determination method and storage medium

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gradient method of mask edge correction

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Graph based phase shift lithography mapping method and...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Graph pruning scheme for sensitivity analysis with partitions

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.