Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-10-27
2000-10-17
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 2, 716 3, G06F 1750
Patent
active
061347051
ABSTRACT:
A technique is disclosed for performing an incremental recompile of an electronic design that has been previous compiled and then changed by a designer. This is accomplished by identifying a "sub-netlist" within the larger netlist of the changed design. The sub-netlist contains the sphere of influence of the designer's changes to the original design. During incremental recompile, only the sub-netlist is compiled; the remainder of the netlist is left as is from the previous compile. After the sub-netlist is synthesized, it is integrated back into the synthesized netlist from the previous compilation. The newly synthesized netlist for the changed design is mapped to logic cells which are then fit onto a target hardware device.
REFERENCES:
patent: 3617714 (1971-11-01), Kernighan
patent: 4827427 (1989-05-01), Hyduke
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5301318 (1994-04-01), Mittal
patent: 5335320 (1994-08-01), Iwata et al.
patent: 5341308 (1994-08-01), Mendel
patent: 5436849 (1995-07-01), Drumm
patent: 5442790 (1995-08-01), Nosenchuck
patent: 5473547 (1995-12-01), Muroga
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5526517 (1996-06-01), Jones et al.
patent: 5537295 (1996-07-01), Van Den Bout et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5583759 (1996-12-01), Tredennick et al.
patent: 5636133 (1997-06-01), Chesebro et al.
patent: 5661660 (1997-08-01), Freidin
patent: 5670895 (1997-09-01), Kazarian
patent: 5691912 (1997-11-01), Duncan
patent: 5696454 (1997-12-01), Trimberger
patent: 5712794 (1998-01-01), Hong
patent: 5721912 (1998-02-01), Stepczyk et al.
patent: 5724251 (1998-03-01), Heavlin
patent: 5754441 (1998-05-01), Tokunoh et al.
patent: 5761079 (1998-06-01), Drumm
patent: 5812847 (1998-09-01), Joshi et al.
patent: 5825661 (1998-10-01), Drumm
patent: 5831863 (1998-11-01), Scepanovic et al.
patent: 5856926 (1999-01-01), Matsumoto et al.
patent: 5859776 (1999-06-01), Sato et al.
patent: 5867396 (1999-02-01), Parlour
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5875112 (1999-02-01), Lee
patent: 5896521 (1999-04-01), Shackleford et al.
patent: 5903475 (1999-05-01), Gupte et al.
Peter Ramyalal Suaris, et al., "A Quadrisection-Based Combined Place and Route Scheme for Standard Cells," Mar. 1989, pp. 234-244, IEEE.
Limaiem and Ammar, "A Computer Assisted Process Planning System Based on Optimization Criteria Compromises," IEEE International Symposium on Assembly and Task Planning, pp. 101-108, 1995.
Mace and Diamond, "Use of Programmable Logic Devices as an Aid to System Design," IEEE Colloquium on Programmable Logic Devices for Digital Systems Implementation, pp. 1/1-1/5, 1990.
Ginetti and Brasen "Modifying the netlist after Placement for Performance Improvement," 1999 IEEE Custom Integrated Circuits Conference, pp. 9.2.1 through 9.2.4, 1993.
Heile Francis B.
Khalaf Marwan Adel
Mendel David Wolk
Pedersen Bruce
Altera Corporation
Garbowski Leigh Marie
Lintz Paul R.
LandOfFree
Generation of sub-netlists for use in incremental compilation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generation of sub-netlists for use in incremental compilation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generation of sub-netlists for use in incremental compilation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-479917