Search
Selected: G

Gain matrix for hierarchical circuit partitioning

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate array cell generator using cadence relative object design

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate driver for power device

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate estimation process and method

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate input protection with a reduced number of antenna diodes

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate modeling for semiconductor fabrication process effects

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate reuse methodology for diffused cell-based IP blocks in...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate-length biasing for digital circuit optimization

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gated clock conversion

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gated clock design supporting method, gated clock design...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gated clock generating circuit and method of modifying the...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

General purpose shape-based layout processing scheme for IC...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generalized theory of logical effort for look-up table based...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generating a base curve database to reduce storage cost

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generating a function within a logic design using a dialog box

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generating a logic design

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generating a split power plane of a multi-layer printed...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generating an instance-based representation of a design...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generating an optical model for lens aberrations

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generating candidate architectures for an architectural...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.