Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1998-05-18
2001-10-16
Teska, Kevin J. (Department: 2763)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S001000, C703S013000
Reexamination Certificate
active
06305006
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of electronic design. More specifically, the present invention relates to design creation tools for use by electronic designers to create designs for electronic components, including in particular, integrated electronic components.
2. Background Information
Assisting electronic designers in dealing with the ever increasing complexity of electronic designs (hereinafter, most of the time, simply designs) has long been a recognized need. In the last two decades, the electronic design automation (EDA) tool industry has grown into a multi-billion dollar industry, with a wide range of tools available from an array of manufacturers covering design activities from the beginning to the end of the design cycle.
In the area of design creation, various synthesis tools were introduced in the mid-'80s to assist the designers. These early synthesis tools (which are still in use today) operate at a relatively low level, allowing the designers to specify and optimize the designs at the logic level, also referred to as the gate level. As the complexity of integrated electronic components continued to increase, merely being able to optimize designs at the logic or gate level was no longer sufficient for the designers. A more productive approach was desired. In the late '80s, a new generation of improved synthesis tools became available. These new improved synthesis tools (which have now become the primary design creation tools) are capable of operating at a higher level, allowing the designers to specify and optimize designs at the register transfer level (RTL) as well as at the logic or gate level.
Since then, the complexity of integrated electronic components has continued to increase unabated. Merely being able to optimize designs at the RTL has also become insufficient for the designers for many large designs. Once again, another more productive approach was desired. In recent years, a new type of synthesis tool that complements the earlier RTL and logic level synthesis tools has become available. Together, these synthesis tools enable a designer to operate at an even higher level, specifying and optimizing designs at the behavioral level. However, the current generation of complementary behavioral synthesis tools suffer from a number of drawbacks. First of all, they continue to operate with the RTL and/or logic level synthesis tools' “black box” or batch approach. That is, an “optimized” RTL specification (optimized in the judgment of the synthesis tools) is generated for a designer in response to each set of behavioral specification and constraints provided. (The behavioral specification and constraints are jointly specified.) The designer is unable to interact with the intermediate stages of the generation process to inject or apply his/her knowledge in guiding the generation of the “optimal” design. Once generated, if the designer wants to consider different alternatives, the designer must alter the constraints, which are jointly specified with the behavioral specification, and start the whole synthesis process again. For large designs, it is not uncommon to take hours to resynthesize, even if the re-synthesis is performed on the more powerful high end workstations. Secondly, the current generation of behavioral synthesis tool has relatively limited capacity. Some of these behavioral synthesis tools recommend having designs partitioned into smaller designs that have less than 150 operations and a speed limit of not more 30 clock cycles (also referred to as c-steps). The smaller designs are behaviorally synthesized individually, and then “merged back” together into the “larger” design.
The increase of complexity of integrated electronic components is not expected to plateau any time in the near future. In fact, the very contrary of an even faster rate of increase rate is expected. Notwithstanding the relatively recent introduction of the behavioral synthesis tools, it is expected that the prior art approaches to creating electronic designs will be unsatisfactory for handling the larger designs in the near future, which will become the “average” designs in the not too distant future. Thus, an even more productive approach to electronic design creation is desired.
SUMMARY OF THE INVENTION
A novel machine implemented method for generating candidate architectures for an architectural exploration based electronic design creation process is disclosed. The method includes initially generating one or more initial candidate architectures for an electronic design on a top abstraction level, and subsequently generating additional candidate architectures for the electronic design at one or more lower abstraction levels, in accordance with periodic guidance provided by a designer. In one embodiment, the initial candidate architectures on the top abstraction level are generated in accordance with a behavioral specification of the electronic design, and an initial set of constraints on the electronic design, independently described, including performance of an initial de-abstraction transformation. Candidate architectures on the lower abstraction levels are generated by performing additional de-abstraction transformations on generated candidate architectures of immediately higher abstraction levels, taking into consideration changes made by the designer to constraints of the electronic design, if any. Additional candidate architectures on the top abstraction level may also be generated in like manner with a current modified set of constraints instead.
In one embodiment, the de-abstraction transformations include resource allocation, resource scheduling, finite state machine extractions, resource binding and resource sharing. In one embodiment, candidate architectures, regardless of abstraction levels, are generated in “real time”.
In one embodiment, the method is implemented with executable programming instructions, wherein when executed, enable the executing processor to practice the method. In one embodiment, the programming instructions are incorporated into an EDA tool. The EDA tool, including the incorporated programming instructions, is embodied in a distribution storage medium, for use to distribute and install the EDA tool onto one or more computer systems.
REFERENCES:
patent: 5404319 (1995-04-01), Smith et al.
patent: 5428740 (1995-06-01), Wood et al.
patent: 5623419 (1997-04-01), Kundert
patent: 5634115 (1997-05-01), Fitzpatrick et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5880971 (1999-03-01), Dangelo et al.
patent: 5912819 (1999-06-01), Kucukcakar et al.
Hsu et al, “Digital Design From Concept to Prototype in Hours”, 1994 IEEE Asia-Pacific Conference on Circuits and Systems, pp. 175-181, Dec. 1994.*
Ly et al, “Scheduling Using Behavioral Templates”, Proceedings of the 32nd ACM/IEEE Design Automation Conference, pp. 101-106, Jun 1995.*
Buonanno et al, “Application of a Testing Framework to VHDL Descriptions at Different Abstraction Levels” 1997 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 654-659, Oct. 1997.*
Camposano, R., “From Behavior to Structure: High Level Synthesis,” IEEE Design & Test of Computers, Oct. 1990, pp. 8-19.
Fuhrman, Thomas E., “Industrial Extensions to University High Level Synthesis Tools: Making it work in the real world,” Proceedings of the 28th Conference on ACM/IEEE design Automation Conference, Jun. 1991, pp. 520-525.
Ly, T.A., “Applying Simulated Evolution to High Level Synthesis,” IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Mar. 1993, pp. 389-409.
McFarland, Michael et al., “The High-Level Synthesis of Digital Systems,” Proceedings of the IEEE, vol. 78, No. 2, Feb. 1990, pp. 301-318.
Park, N., et al., “Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Mar. 1988, pp. 356-370.
Patel, M.R.K., “A Design Represent
Broda Samuel
Columbia IP Law Group, LLC
Mentor Graphics Corporation
Teska Kevin J.
LandOfFree
Generating candidate architectures for an architectural... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generating candidate architectures for an architectural..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generating candidate architectures for an architectural... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2561891