Search
Selected: All

Buried conductor patterns formed by surface transformation...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With electrical contact in hole in semiconductor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Buried conductors

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With electrical contact in hole in semiconductor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Buried contact architecture

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With electrical contact in hole in semiconductor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chamfered semiconductor wafer and method of manufacturing...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chessboard pattern layout for scribe lines

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip outline band (COB) structure for integrated circuits

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip packaging structure for improving reliability

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – Groove
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip packaging structure for improving reliability

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – Groove
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip scale surface mount package for semiconductor device...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip scale surface mount package for semiconductor device...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip stack package

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With electrical contact in hole in semiconductor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip with passive electrical contacts

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Circuit board and method for mounting chip component

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – Mesa structure
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Circuit component, circuit component package, circuit...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Circuit device with conductive patterns separated by...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – Groove
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Circuit including a corral for containing a protective coating,

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With thin active central semiconductor portion surrounded by...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Circuit wafer and TEG test pad electrode

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

CMOS logic gate fabricated on hybrid crystal orientations...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With specified crystal plane or axis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Collective substrate of active-matrix substrates,...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Composite semiconductor wafer and a method for forming the...

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.