Search
Selected: All

Gap-filling of O.sub.3 -TEOS for shallow trench isolation

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gapfill and planarization process for shallow trench isolation

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generating non-planar topology on the surface of planar and near

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Generation of a loose planarization mask having relaxed boundary

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Glass frit bond and process therefor

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Glass frit wafer bonding process and packages formed thereby

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Growth of photoresist layer in photolithographic process

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gunn diode, NRD guide Gunn oscillator, fabricating method of...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

HDP gap-filling process for structures with extra step at...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High aspect ratio high density plasma (HDP) oxide gapfill...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High aspect ratio trench isolation process for surface...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High contrast, low noise alignment mark for laser trimming of re

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High density isolation using an implant as a polish stop

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High density trench fill due to new spacer fill method...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High performance semiconductor devices fabricated with...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High performance strained CMOS devices

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High permeability layered films to reduce noise in high...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having air-gap dielectric
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High Q inductor integration

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Isolation by pn junction only
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High quality isolation for high density and high performance int

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High quality isolation structure formation

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.