Search
Selected: M

Method and apparatus for a N-nary logic circuit using capacitanc

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a process, voltage, and temperature...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a programmable level translator

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a programmable output interface

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a redundant transceiver architecture

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a reference clock buffer system

Electronic digital logic circuitry – Signal sensitivity or transmission integrity
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for accessing stored data in a...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for active line termination

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for active termination of a line driver/rec

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for adaptive chip trim adjustment

Electronic digital logic circuitry – Significant integrated structure – layout – or layout... – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for aligning the phases of digital...

Electronic digital logic circuitry – Reliability
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for ameliorating the effects of noise...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Input noise margin enhancement
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for ameliorating the effects of noise...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Input noise margin enhancement
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for amplifying capacitively coupled...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for an asynchronous pulse logic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for an N-NARY logic circuit

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for asynchronously controlling a...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for asynchronously controlling domino...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for asynchronously controlling state...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for automatic high-speed bypass routing...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.