Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent
1998-12-10
2000-09-26
Tokar, Michael
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
326 98, 326 97, 326 93, 326 95, 326112, 326113, 326119, 326121, 326 15, H03K 19096, H03K 19094
Patent
active
061247359
ABSTRACT:
The present invention comprises a logic device with improved capacitance isolation and a design methodology for reducing unwanted parasitic capacitance in logic circuits. The logic device further comprises an output signal having a first internal evaluate node and a second evaluate node. Additionally, the logic device comprises a first input signal that has a first input wire and a second input wire where the first input wire corresponds to a first possible value of the first input signal and the second input wire corresponds to a second possible value of the first input signal. The logic device further comprises a first plurality of intermediate nodes that includes a first intermediate node. Additionally, the logic device includes a first plurality of transistors that further includes a first transistor coupling the first internal evaluate node to the first intermediate node and being gated by the first wire of the first input signal. And finally, the logic device of the present invention includes a second transistor that couples the second internal evaluate node to the first intermediate node that is gated by the second wire of the first input signal. At most, one of the first internal evaluate node and the second internal evaluate node couples to the first intermediate node with the second transistor substantially preventing residual charge on the second internal evaluate node from being passed to the first intermediate node when the first input value corresponds to the first possible value.
REFERENCES:
patent: 5661675 (1997-08-01), Chin et al.
patent: 5886541 (1999-03-01), Asato
patent: 5933038 (1999-08-01), Klass
patent: 5959465 (1999-09-01), Beat
patent: 5973514 (1999-10-01), Kuo et al.
patent: 6011410 (2000-01-01), Kim et al.
Blomgren James S.
Horne Stephen C.
Petro Anthony M.
Potter Terence M.
Seningen Michael R.
Booth Matthew J.
Intrinsity, Inc.
Tan V.
Tokar Michael
Wright Karen S.
LandOfFree
Method and apparatus for a N-nary logic circuit using capacitanc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a N-nary logic circuit using capacitanc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a N-nary logic circuit using capacitanc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2103188