Optimal clock timing schedule for an integrated circuit
Optimal mapping of LUT based FPGA
Optimal simultaneous design and floorplanning of integrated...
Optimization and design method for configurable analog...
Optimization method for element placement
Optimization of a logic circuit having a hierarchical structure
Optimization of abutted-pin hierarchical physical design
Optimization of cell subtypes in a hierarchical design flow
Optimization of circuit designs using a continuous spectrum...
Optimization of clock network capacitance on an integrated...
Optimization of comparator architecture
Optimization of die placement on wafers
Optimization of digital designs
Optimization of digital designs
Optimization of flip flop initialization structures with...
Optimization of integrated circuit properties through...
Optimization of loop bandwidth for a phase locked loop
Optimization of printed wire circuitry on a single surface...
Optimization of sample plan for overlay
Optimization of the design of a synchronous digital circuit