Optimal mapping of LUT based FPGA

Details Optimal mapping of LUT based FPGA Optimal mapping of LUT based FPGA

2004-12-29

2008-08-19

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07415681

ABSTRACT:
A method and system for improved optimal mapping of LUT based FPGA's. The invention comprises performing a topological sort on the network to be mapped, whereby the network is represented in form of a Directed Acyclic Graph. The system locates feasible reconvergent paths existing from transitive fan-ins of each node using a Reconvergent Path Locator for replicating fan-outs of the nodes in the DAG, and therefore optimizing the number of LUT's and the time consumed in the mapping process.

REFERENCES:
patent: 6336208 (2002-01-01), Mohan et al.
patent: 2004/0133869 (2004-07-01), Sharma
Bhardwaj, Sarvesh; Timing Analysis Under Uncertainty; 2003; Proceedings of the International Conference on Computer Aided Design; pp. 615-620.
Sung Kyu Lim, et al., “Partitioning and Placement for Buildable QCA Circuits,” ACM Journal on Emerging Technologies in Computing Systems, vol. 1, No. 1, Apr. 2005, pp. 50-72.
Francis, et al., “Chortle: A Technology Mapping Program for Lookup Table-Bsed Field Programmable Gate Arrays,” Proceedings, 27th ACM/IEEE Design Automation Conference, pp. 613-619, Jun. 1990.
Farrahi, et al., “Complexity of the Lookup-Table Minimization Problem for FPGA Technology Mapping,” Proceedings, 27th ACM/IEEE Design Automation Conference, pp. 1319-1332, Jun. 1990.
Cong, et al., “On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping,” 30th ACM/IEEE Design & Automation Conference (DAC), pp. 213-218, 1993.
K.-C. Chen, et al., “DAG-Map: Graph-Based FPGA Technology Mapping for Delay Optimization,” IEEE Design & Test of Computers, pp. 7-20, Sep. 1992.
Francis, et al., “Technology Mapping of Lookup Table-Based FPGAs for Performance,” IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 568-571, Nov. 1991.

Affiliated with

Also associated with

Rating

Optimal mapping of LUT based FPGA does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimal mapping of LUT based FPGA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal mapping of LUT based FPGA will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4011623