Optimization of clock network capacitance on an integrated...

Details Optimization of clock network capacitance on an integrated... Optimization of clock network capacitance on an integrated...

2006-10-31

2006-10-31

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07131083

ABSTRACT:
A method of optimizing clock network capacitance of an integrated circuit (IC) including identifying any crossover points between clock traces and signal traces and reducing clock trace to reference trace capacitance at identified crossover points. Each clock trace is shielded by ground traces routed on either side of the clock traces. The reducing of clock trace to reference trace capacitance may include narrowing the reference traces at identified crossover points. Narrowing of the reference traces at a crossover point reduces capacitance to compensate for additional capacitance between the clock trace and the signal trace. Narrowing may be performed by trimming or notching at the crossover points. Such capacitive compensation provides clock traces of the clock network with substantially uniform capacitance per unit length.

REFERENCES:
patent: 5109168 (1992-04-01), Rusu
patent: 6038383 (2000-03-01), Young et al.
patent: 6301690 (2001-10-01), Ditlow et al.
patent: 6308303 (2001-10-01), Mysore et al.
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6434731 (2002-08-01), Brennan et al.
patent: 6483364 (2002-11-01), Choi et al.
patent: 6675313 (2004-01-01), Cuthbert
patent: 2003/0014681 (2003-01-01), McBride et al.

Affiliated with

Also associated with

Rating

Optimization of clock network capacitance on an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimization of clock network capacitance on an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of clock network capacitance on an integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3617553