Optimization of cell subtypes in a hierarchical design flow

Details Optimization of cell subtypes in a hierarchical design flow Optimization of cell subtypes in a hierarchical design flow

2005-02-08

2005-02-08

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06854096

ABSTRACT:
Methods and apparatus are described for facilitating physical synthesis of a circuit design. The circuit design includes a plurality cell instances organized hierarchically. Each cell instance corresponds schematically to one of a plurality of cell types. Transistors in each of the cell instances is sized with reference to an objective function thereby resulting in a first plurality of cell subtypes for each cell type. Each cell subtype corresponding to a particular cell type differs from all other cell subtypes corresponding to the particular cell type by at least one transistor dimension. Selected ones of the subtypes for at least one of the cell types are merged thereby resulting in a second plurality of subtypes for the at least one of the cell types. The second plurality of subtypes being fewer than the first plurality of subtypes. The merging of the selected subtypes achieves a balance between the objective function and a cost associated with maintaining the selected subtypes distinct.

REFERENCES:
patent: 5050091 (1991-09-01), Rubin
patent: 5341041 (1994-08-01), El Gamal
patent: 5469367 (1995-11-01), Puri et al.
patent: 5493505 (1996-02-01), Banerjee et al.
patent: 5519344 (1996-05-01), Proebsting
patent: 5553276 (1996-09-01), Dean
patent: 5568062 (1996-10-01), Kaplinsky
patent: 5752070 (1998-05-01), Martin et al.
patent: 5790415 (1998-08-01), Pullela et al.
patent: 5832303 (1998-11-01), Murase et al.
patent: 6038656 (2000-03-01), Martin et al.
patent: 6043674 (2000-03-01), Sobelman
patent: 6044061 (2000-03-01), Aybay et al.
patent: 6131182 (2000-10-01), Beakes et al.
patent: 6216255 (2001-04-01), Ito et al.
patent: 6226774 (2001-05-01), Sawasaki et al.
patent: 6263478 (2001-07-01), Hahn et al.
patent: 6445065 (2002-09-01), Gheewala et al.
patent: 6449757 (2002-09-01), Karniewicz
patent: 6591407 (2003-07-01), Kaufman et al.
patent: 6609227 (2003-08-01), Bradley et al.
patent: 6643828 (2003-11-01), Naffziger et al.
patent: 6694491 (2004-02-01), Osann et al.
patent: 20010032329 (2001-10-01), Lee et al.
patent: 20020023255 (2002-02-01), Karniewicz
patent: 20030146773 (2003-08-01), Bobba et al.
Laberge et al., “An asynchronous FIFO with fights: sace study in speed optimization”, Dec. 17-20, 2000, ICECS 2000, Th 7-th IEEE International Conference, vol. 2, pp.: 755-758.*
Andrew Matthew Lines,Pipelined Asynchronous Circuits, Jun. 1995, revised Jun. 1998, pp. 1-37.
Alain J. Martin,Compiling Communicating Processes into Delay-Insensitive VLSI Circuits, Dec. 31, 1985, Department of Computer Science California Institute of Technology, Pasadena, California, pp. 1-16.
Alain J. Martin,Erratum: Synthesis of Asynchronous VLSI Circuits, Mar. 22, 2000, Department of Computer Science California Institute of Technology, Pasadena, California, pp. 1-143.
U.V. Cummings, et al.An Asynchronous Pipelined Lattice Structure Filter, Department of Computer Science California Institute of Technology, Pasadena, California, pp. 1-8.
Alain J. Martin, et al.,The Design of an Asynchronous MIPS R3000 Microprocessor, Department of Computer Science California Institute of Technology, Pasadena, California, pp. 1-18.
C.L. Seitz,System Timing, chapter 7, pp. 218-262.
F.U. Rosemberger et al.,Internally Clocked Delay-Insensitive Modules, IEEE Trans., Computers, vol. 37, No. 9, pp. 1005-1018, Sep. 1998.
U.S. Appl. No. 09/501,638, filed on Feb. 10, 2000, entitled,Reshuffled Communications Processes in Pipelined Asynchronous Circuits.
Lee et al.,Crossbar-Based Gigabit Packet Switch with an Input-Polling Shared Bus Arbitration Mechanism, Sep. 21, 1997, XVI World Telecom Congress Proceedings, Interactive Session 3—Systems Technology & Engineering, pp. 435-441.
Ghosh et al.,Distributed Control Schemes for Fast Arbitration in Large Crossbar Networks, Mar. 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, No. 1, pp. 55-67.
Yu et al., “A New Approach for Checking the Unique State Coding Property of Signal Transition Graphs”, Mar. 1992, Design automation, European conference, IEEE, pp. 312-321.

Affiliated with

Also associated with

Rating

Optimization of cell subtypes in a hierarchical design flow does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimization of cell subtypes in a hierarchical design flow, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of cell subtypes in a hierarchical design flow will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3512728