Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-11-27
2007-11-27
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10493889
ABSTRACT:
The design of a synchronous digital circuit (1) can be modified. The circuit comprises a number of clocked storage devices (2, 3, 4, 5,) and a number of combinational logic elements defining combinational paths (6, 7, 8, 9,) between at least some of said clocked storage devices. Each combinational path from an output of one clocked storage device to an input of another has a minimum delay value (Dmin) and a maximum delay value (Dmax). The actual delay of the path assumes a value between the minimum and maximum delay values. The method comprises the steps of identifying the path (6; 7; 8; 9) having the greatest difference between the maximum delay value (Dmax) and the minimum delay value (DMIN), and reducing said difference by increasing the minimum delay value for the path having the greatest difference. With the method a higher clock frequency for the circuit can be achieved.
REFERENCES:
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5572714 (1996-11-01), Nakakura
patent: 5764528 (1998-06-01), Nakamura
patent: 5852640 (1998-12-01), Kliza et al.
patent: 5983007 (1999-11-01), Agrawal
patent: 6025740 (2000-02-01), Fukuyama
patent: 6424688 (2002-07-01), Tan et al.
patent: 6553550 (2003-04-01), Menegay et al.
patent: 6598139 (2003-07-01), Kawaguchi et al.
patent: 6782519 (2004-08-01), Chang et al.
patent: 7138851 (2006-11-01), Sumita et al.
patent: 2001/0007144 (2001-07-01), Terazawa
patent: 2001/0010092 (2001-07-01), Kato
patent: 2003/0182634 (2003-09-01), Chang et al.
patent: 2004/0210857 (2004-10-01), Srinivasan
patent: 2007/0132504 (2007-06-01), Sumita et al.
patent: 00/75815 (2000-12-01), None
Tolga Soyata, et al., “Integration of Clock Skew and Register Delays into a Retiming Algorithm”, May 1993 IEEE, pp. 1483-1486, New York U.S.A., ISBN: 0-7803-1281-3.
Tolga Soyata, et al., “Synchronous Performance and Reliability Improvement in Pipelined ASICs”, Sep. 1994 IEEE, pp. 383-390, New York U.S.A., ISBN: 0-7803-2020-4.
Harsha Sathyamurthy, et al., “Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization”, Feb. 1998 IEEE, 4 pages, New York U.S.A., ISSN: 0278-0070.
Dinh Paul
Parihar Suchin
Potomac Patent Group PLLC
Telefonaktiebolaget L M Ericsson (publ)
LandOfFree
Optimization of the design of a synchronous digital circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimization of the design of a synchronous digital circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of the design of a synchronous digital circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3889456