Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-02-15
2005-02-15
Tran, Thien F (Department: 2811)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06857116
ABSTRACT:
An abutted-pin hierarchical physical design process is described. The abutted-pin hierarchical physical design provides solutions to the problems of the traditional hierarchical physical design and provides additional advantages and benefits. In particular, the abutted-pin hierarchical physical design does not have channels. Moreover, in the abutted-pin hierarchical physical design, components of the top-level are merged into the block-level so that the top-level netlist is reduced significantly.
REFERENCES:
patent: 4890238 (1989-12-01), Klein et al.
patent: 5187671 (1993-02-01), Cobb
patent: 5309370 (1994-05-01), Wong
patent: 5533148 (1996-07-01), Sayah et al.
patent: 5544088 (1996-08-01), Aubertine et al.
patent: 5576969 (1996-11-01), Aoki et al.
patent: 5757658 (1998-05-01), Rodman et al.
patent: 6243854 (2001-06-01), Lavin et al.
patent: 6425113 (2002-07-01), Anderson et al.
patent: 6618849 (2003-09-01), Teig et al.
patent: WO0067163 (2000-11-01), None
Dahl Peter
Dickinson Byron
Levine Margie
Rodman Paul
Reshape, Inc.
Tran Thien F
Wagner , Murabito & Hao LLP
LandOfFree
Optimization of abutted-pin hierarchical physical design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimization of abutted-pin hierarchical physical design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of abutted-pin hierarchical physical design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3487332