Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-01-31
2006-01-31
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06993731
ABSTRACT:
An application specific integrated circuit is optimized by translating a first representation of its digital design to a second representation. The second representation includes multiple syntactic expressions that admit a representation of a higher-order function of base Boolean values. The syntactic expressions are manipulated to form a third representation of the digital design.
REFERENCES:
patent: 5040139 (1991-08-01), Tran
patent: 5051917 (1991-09-01), Gould et al.
patent: 5162666 (1992-11-01), Tran
patent: 5200907 (1993-04-01), Tran
patent: 5225991 (1993-07-01), Dougherty
patent: 5349659 (1994-09-01), Do et al.
patent: 5432707 (1995-07-01), Leung
patent: 5526276 (1996-06-01), Cox et al.
patent: 5548231 (1996-08-01), Tran
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5649165 (1997-07-01), Jain et al.
patent: 5712806 (1998-01-01), Hennenhoefer et al.
patent: 5780883 (1998-07-01), Tran et al.
patent: 5796128 (1998-08-01), Tran et al.
patent: 5805462 (1998-09-01), Poirot et al.
patent: 5859547 (1999-01-01), Tran et al.
patent: 5894227 (1999-04-01), Acuff
patent: 5910897 (1999-06-01), Dangelo et al.
patent: 5953519 (1999-09-01), Fura
patent: 5987086 (1999-11-01), Raman et al.
patent: 6051031 (2000-04-01), Shubat et al.
patent: 6148436 (2000-11-01), Wohl
patent: 6173435 (2001-01-01), Dupenloup
patent: 6184718 (2001-02-01), Tran et al.
patent: 6185719 (2001-02-01), Sako
patent: 6205572 (2001-03-01), Dupenloup
patent: 6263483 (2001-07-01), Dupenloup
patent: 6275973 (2001-08-01), Wein
patent: 6282695 (2001-08-01), Reddy et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6288593 (2001-09-01), Tran et al.
patent: 6289491 (2001-09-01), Dupenloup
patent: 6289498 (2001-09-01), Dupenloup
patent: 6292931 (2001-09-01), Dupenloup
patent: 6295636 (2001-09-01), Dupenloup
patent: 6356112 (2002-03-01), Tran et al.
patent: 6378123 (2002-04-01), Dupenloup
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6526543 (2003-02-01), Rosser
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: 2002/0087939 (2002-07-01), Greidinger et al.
patent: 2003/0145288 (2003-07-01), Wang et al.
patent: WO 02/103757 (2002-12-01), None
Devadas, S. Optimal Layout Via Boolean Satisfiability, 1989 IEEE International Conference on Computer-Aided Design Nov. 5, 1989, pp. 294-297.
Falkowski, B.J. et al., Efficient Algorithms For the Calculation of Arithmetic Spectrum from OBDD and Synthesis of OBDD from Arithmetic Spectrum for Incompletely Specified Boolean Functions 1994 IEEE International Symposium on Circuits and Systems, May 30, 1994, vol. 1, pp. 197-200.
Method for Identifying Technology Primitive in Logic IBM Technical Disclosure Bulletin, May 1992 Vo. 34, No. 12, pp. 359-361.
Upton, M. et al. Integrated Placement for Mixed Macro Cell and Standard Cell Designs Proceedings of 27th ACM/IEEE Design Automation Conference, Jun. 24, 1990, pp. 32-35.
Yano, Kazuo, et al., “Lean Integration: Achieving a Quantum Leap in Performance and Cost of Logic LSIs,” IEEE 1994 Custom Integrated Circuits Conference, pp. 603-606.
Fletcher, William I.,An Engineering Approach to Digital Design,MSI and LSI Circuits and Their Applications, 1980, Prentice-Hall, Inc., Englewood Cliffs, NJ, pp. 210-226.
Miles Lowell H.
Whitaker Sterling R.
Do Thuan
Science & Technology Corporation @ UNM
Townsend and Townsend / and Crew LLP
LandOfFree
Optimization of digital designs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimization of digital designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of digital designs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3598909