Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-20
2006-06-20
Harvey, Minsun Oh (Department: 2811)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07065727
ABSTRACT:
A method is described for optimal simultaneous design and floorplanning of integrated circuits. The method is based on formulating the problem as a geometric program, which then can be solved numerically with great efficiency. Prior work discloses the design of many different analog circuit cells such as operational amplifiers, spiral inductors, and LC oscillators which can be cast as geometric programs. The present disclosure adds to this layout floorplanning constraints in posynomial form that can be mixed with design constraints for different analog circuits. This allows the simultaneous design and floorplanning of numerous analog circuits using geometric programming. Thus, the design and floorplanning can be performed optimally in a single step.
REFERENCES:
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5055716 (1991-10-01), El Gamel
patent: 5289021 (1994-02-01), El Gamel
patent: 5633807 (1997-05-01), Fishburn et al.
patent: 5754826 (1998-05-01), Gamal et al.
patent: 6002860 (1999-12-01), Voinigescu et al.
patent: 6182272 (2001-01-01), Andreev et al.
patent: 6209119 (2001-03-01), Fukui
patent: 6223334 (2001-04-01), Suaris et al.
patent: 6269277 (2001-07-01), Hershenson et al.
patent: 6272668 (2001-08-01), Teene
patent: 6282694 (2001-08-01), Cheng et al.
patent: 6295633 (2001-09-01), Murakawa
patent: 6311145 (2001-10-01), Hershenson et al.
patent: 6311315 (2001-10-01), Tamaki
patent: 6321186 (2001-11-01), Yuan et al.
patent: 6539533 (2003-03-01), Brown, III et al.
patent: 6574786 (2003-06-01), Pohlenz et al.
patent: 6578179 (2003-06-01), Shirotori et al.
patent: 6581188 (2003-06-01), Hosomi et al.
patent: WO 01/37429 (2001-05-01), None
Hershenson, Maria Del Mar, et al, “Optimization of Inductor Circuits via Geometric Programming,” Electrical Engineering Department, Stanford University.
Mohan, Sunderarajan S. et al, “Bandwith Extension in CMOS with Optimized On-Chip Inductors,” IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000, pp. 0346-355.
Kim, Chung-Hwan, et al, “Frequency-Dependent Series Resistance of Monolithic Spiral Inductors,” IEEE Microwave and Guided Wave Letters, vol. 9, No. 12, Dec. 1999 pp. 514-516
Hershenson M Delm et al: “Optimal Design Of A CMOS OP-AMP Via Geometric Programming”, IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems, Jan. 2001, IEEE vol. 20, No. 1, pp. 1-21, Paragraph ‘007A’, Table 1.
Balasa, F:, “Modeling Non-Slicing Floorplans With Binary Trees”, 2000 IEEE/ACM International Conference On Computer-Aided Design. ICCAD-2000. San Jose, CA, Nov. 5-9, 2000, IEEE/ACM International Conference On Computer-Aided Design, New York, NY, IEEE, Nov. 5, 2000, pp. 13-16.
Maria Del Mar Hershenson, CMOS Analog Circuit Design Via Geometric Programming, Dissertation submitted to the Department of Electrical Engineering and The Committee On Graduate Studies, Stanford University, Stanford, California, Nov. 1999, Chapter 8, pp. 183-188. Revelent Section 8.2.4, first made available at the Stanford University Library on or about Nov. 17, 2000.
Hershenson, M., et al., “Automated Design of Folded-Cascode Op-Amps with Sensitivity Analysis”, pp. 121-124, Electronics, Circuits and Systems, IEEE International Conference on LISBOA, Sep. 7-10, 1998.
Hershenson, M., et al., “GPCAD: A Tool for CMOS Op-Amp Synthesis” 8 pages, Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 296-303, Nov. 1998.
Hershenson, M., et al., “Posynomial models for MOSFETs” 9 pages, Jul. 7, 1998.
Chang, H, et al., “A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits” 6 pages, IEEE 1992 Custom Integrated Circuits Conference.
Chavez, J., et al., “Analog Design Optimization: A Case Study” 3 pages, IEEE, Jan. 1993.
Kortanek, K.O., et al., “An Infeasible interior-point algorithm for solving primal and dual geometric programs” pp. 155-181, Mathematical Programming 76 (1996).
Geilen, G., et al., “Analog Circuit Design Optimization Based on Symbolic Simulation and Simulated Annealing”, pp. 707-713, IEEE Journal of Solid-State Circuits, vol. 25, No. 3, Jun. 1990.
Fishburn, J, et al., “TILOS: A Posynomial Programming Approach to Transistor Sizing” pp. 326-328, IEEE, 1985.
Maulik, P., et al., “Integer Programming Based on Topology Selection of Cell-Level Analog Circuits”, 12 pages, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, vol. 14, No. 4, Apr. 1995.
Swings, K., et al., “An Intelligent Analog IC Design System Based On Manipulation Of Design Equations” pp. 8.6.1-8.6.4, IEEE 1990, Custom Integrated Circuits Conference.
Nesterov, Y., et al., “Interior-Point Polynomial algorithms in Convex Programming” 8 pgs., 1994, Society for Industrial and Applied mathematics.
Yang, H.Z., et al., “Simulated Annealing Algorithm with Multi-Molecule: an Approach to Analog Synthesis” pp. 571-575, IEEE, 1996.
Wong, D.F., et al., “Simulated Annealing For VLSI Design” 6 pages, 1998, Kulwer Academic Publishers.
Maulik, P., et al., “Sizing of Cell-Level Analog Circuits Using Constrained Optimization Techniques” pp. 233-241, IEEE Journal of Solid-State Circuits, vol. 28, No. 3, Mar. 1993.
Ochotta, E, et al., “Synthesis of High-Performance Analog Circuits in ASTRX/OBLS” pp. 273-295, IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, vol. 15, No. 3, Mar. 1996.
Wright, S., “Primal-Dual Interior-Point Methods” pp. 1-3, http://www.siam.org/books/wright, Printed Aug. 19, 1998.
Shyu, J., et al., “Optimization-Based Transistor Sizing” pp. 400-408, IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1998.
Wright, S., “Primal-Dual Interior-Point Methods” 14 pages, 1997, Society for Industrial and Applied Mathematics.
Van Laarhoven, P.J.M., et al., “Simulated Annealing: Theory and Applications” 26 pages, 1987, Kulwer Academic Publishers.
Hershenson, M., et al., “CMOS Operational Amplifier Design and Optimization via Geometric Programming” pp. 1-4, Analog Integrated Circuits, Stanford University.
Aguirre, M.A., et al., “Analog Design Optimization by means of a Tabu Search Approach” pp. 375-378.
Medeiro, F., et al., “A Statistical Optimization-Based Approach for Automated Sizing of Analog Cells”, pp. 594-597, Dept. of Analog Circuit Desing.
Spatnekar, S., “Wire Sizing as a Convex Optimization Problem: Exploring the Area-Delay Tradeoff” 27 pages, Dept. of Electrical and Computer Engineering.
Su, H., et al., “Statistical Constrained Optimization of Analog MOS Circuits Using Empirical Performance Models” pp. 133-136.
Vassiliou, I., et al, “A Video Driver System Designed Using a Top-Down, Constraint-Driven Methodology” 6 pages.
Sapatnekar, S, et al., “An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization” 35 pages.
Boyd Stephen
Hassibi Arash
Hentz Andre
Hershenson Mar
Barcelona Design, Inc.
Blakely , Sokoloff, Taylor & Zafman LLP
Harvey Minsun Oh
Vu Quang
LandOfFree
Optimal simultaneous design and floorplanning of integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimal simultaneous design and floorplanning of integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal simultaneous design and floorplanning of integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3692103