Search
Selected: All

Flip chip adaptor package for bare die

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Flip-chip device having conductive connectors

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Fluorine depleted adhesion layer for metal interconnect...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Fluted via formation for superior metal step coverage

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Formation of aligned capped metal lines and interconnections...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Forming ultra dense 3-D interconnect structures

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

GaAs integrated circuit device and method of attaching same

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate stack structure

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Graded low-k middle-etch stop layer for dual-inlaid patterning

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Grid array electronic component, wire reinforcing method for...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Hermetically sealed metal stem or header for semiconductor devic

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High aspect ratio fill method and resulting structure

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High aspect ratio metallization structures

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High aspect ratio metallization structures

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High density integrated circuit packaging with chip stacking and

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High density integrated circuit packaging with chip stacking...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High density integrated circuits using tapered and...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High density multi-level metallization and interconnection struc

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High density wire bonding pads for semiconductor package

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High force metal plated spring structure

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.