Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2005-11-22
2005-11-22
Eckert, George (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S773000, C257S751000, C257S758000, C257S754000
Reexamination Certificate
active
06967408
ABSTRACT:
The present invention relates to gate stack structure that is fabricated by a process for selectively plasma etching a structure upon a semiconductor substrate to form a designated topographical structure thereon utilizing an undoped silicon dioxide layer as an etch stop. In one embodiment, a substantially undoped silicon dioxide layer is formed upon a layer of semiconductor material. A doped silicon dioxide layer is then formed upon said undoped silicon dioxide layer. The doped silicon dioxide layer is etched to create the topographical structure. The etch has a material removal rate that is at least 10 times higher for doped silicon dioxide than for undoped silicon dioxide or the semiconductor material. One application of the inventive process includes selectively plasma etching a multilayer structure to form a self-aligned contact between adjacent gate stacks and a novel gate structure resulting therefrom. In the application, a multilayer structure is first formed comprising layers of silicon, gate oxide, polysilicon, and tungsten silicide. An undoped silicon dioxide layer is formed over the multilayer structure. After patterning and etching, the multilayer structure to form gate stacks therefrom, a layer silicon nitride is deposited and is etched to create spacers on the gate stacks that are generally perpendicular to the silicon layer. Doped silicon dioxide is then deposited over the gate stacks and corresponding spacers. A photoresist layer is utilized to expose selective portions of silicon dioxide layer above the contacts on the silicon layer that are to be exposed by etching down through the doped silicon dioxide layer. The doped silicon dioxide is then selectively etched using an anisotropical plasma etch that utilizes a carbon fluorine etch. The novel gate stack structure comprising an undoped silicon dioxide cap is capable of resisting a carbon fluorine etch.
REFERENCES:
patent: 4381201 (1983-04-01), Sakurai
patent: 4472729 (1984-09-01), Shibata et al.
patent: 4489478 (1984-12-01), Sakurai
patent: 4672740 (1987-06-01), Shirai et al.
patent: 4681657 (1987-07-01), Hwang et al.
patent: 4753709 (1988-06-01), Welch et al.
patent: 4807016 (1989-02-01), Douglas
patent: 4818335 (1989-04-01), Karnett
patent: 4966865 (1990-10-01), Welch et al.
patent: 5022958 (1991-06-01), Favreau et al.
patent: 5037777 (1991-08-01), Mele et al.
patent: 5063169 (1991-11-01), De Bruin et al.
patent: 5084417 (1992-01-01), Joshi et al.
patent: 5150276 (1992-09-01), Gonzalez et al.
patent: 5192703 (1993-03-01), Lee et al.
patent: 5208176 (1993-05-01), Ahmad et al.
patent: 5210047 (1993-05-01), Woo et al.
patent: 5229311 (1993-07-01), Lai et al.
patent: 5252517 (1993-10-01), Blalock et al.
patent: 5269879 (1993-12-01), Rhoades et al.
patent: 5286344 (1994-02-01), Blalock et al.
patent: 5298465 (1994-03-01), Levy
patent: 5312768 (1994-05-01), Gonzalez
patent: 5321286 (1994-06-01), Koyama et al.
patent: 5323047 (1994-06-01), Nguyen
patent: 5362666 (1994-11-01), Dennison
patent: 5366590 (1994-11-01), Kadomura
patent: 5374332 (1994-12-01), Koyama et al.
patent: 5393704 (1995-02-01), Huang et al.
patent: 5401681 (1995-03-01), Dennison
patent: 5403779 (1995-04-01), Joshi et al.
patent: 5422308 (1995-06-01), Nicholls et al.
patent: 5423945 (1995-06-01), Marks et al.
patent: 5429070 (1995-07-01), Campbell et al.
patent: 5430328 (1995-07-01), Hsue
patent: 5445712 (1995-08-01), Yanagida
patent: 5478772 (1995-12-01), Fazan
patent: 5482894 (1996-01-01), Havemann
patent: 5485035 (1996-01-01), Lin et al.
patent: 5550071 (1996-08-01), Ryou
patent: 5611888 (1997-03-01), Bosch et al.
patent: 5626716 (1997-05-01), Bosch et al.
patent: 5643819 (1997-07-01), Tseng
patent: 5658425 (1997-08-01), Halman et al.
patent: 5677227 (1997-10-01), Yang et al.
patent: 5685914 (1997-11-01), Hills et al.
patent: 5685951 (1997-11-01), Torek et al.
patent: 5700731 (1997-12-01), Lin et al.
patent: 5705427 (1998-01-01), Chan et al.
patent: 5712202 (1998-01-01), Liaw et al.
patent: 5731130 (1998-03-01), Tseng
patent: 5731242 (1998-03-01), Parat et al.
patent: 5736455 (1998-04-01), Iyer et al.
patent: 5747369 (1998-05-01), Kantimahanti et al.
patent: 5780338 (1998-07-01), Jeng et al.
patent: 5783496 (1998-07-01), Flanner et al.
patent: 5792689 (1998-08-01), Yang et al.
patent: 5792703 (1998-08-01), Bronner et al.
patent: 5817579 (1998-10-01), Ko et al.
patent: 5821594 (1998-10-01), Kasai
patent: 5828096 (1998-10-01), Ohno et al.
patent: 5830807 (1998-11-01), Matsunaga et al.
patent: 5831899 (1998-11-01), Wang et al.
patent: 5851896 (1998-12-01), Summerfelt
patent: 5871659 (1999-02-01), Sakano et al.
patent: 5883436 (1999-03-01), Sadjadi et al.
patent: 5897352 (1999-04-01), Lin et al.
patent: 5908320 (1999-06-01), Chu et al.
patent: 5918120 (1999-06-01), Huang
patent: 5920796 (1999-07-01), Wang et al.
patent: 5936272 (1999-08-01), Lee
patent: 5946568 (1999-08-01), Hsiao et al.
patent: 5986299 (1999-11-01), Nakamura et al.
patent: 5990507 (1999-11-01), Mochizuki et al.
patent: 6065481 (2000-05-01), Fayfield et al.
patent: 6074488 (2000-06-01), Roderick et al.
patent: 6074958 (2000-06-01), Tokunaga et al.
patent: 6117788 (2000-09-01), Ko
patent: 6117791 (2000-09-01), Ko et al.
patent: 6121671 (2000-09-01), Ko et al.
patent: 6124191 (2000-09-01), Bohr
patent: 6153490 (2000-11-01), Xing et al.
patent: 6159862 (2000-12-01), Yamada et al.
patent: 6165880 (2000-12-01), Yaung et al.
patent: 6171970 (2001-01-01), Xing et al.
patent: 6174451 (2001-01-01), Hung et al.
patent: 6183655 (2001-02-01), Wang et al.
patent: 6242759 (2001-06-01), Yamazaki et al.
patent: 6254966 (2001-07-01), Kondo
patent: 6271542 (2001-08-01), Emma et al.
patent: 6277758 (2001-08-01), Ko
patent: 6337285 (2002-01-01), Ko
patent: 6362109 (2002-03-01), Kim et al.
patent: 6362527 (2002-03-01), Mehta
patent: 6372605 (2002-04-01), Kuehne et al.
patent: 6432833 (2002-08-01), Ko
patent: 6458685 (2002-10-01), Ko et al.
patent: 265584 (1988-05-01), None
patent: 0 465 044 (1991-06-01), None
patent: 0 496 614 (1992-01-01), None
patent: 0 680 084 (1995-04-01), None
patent: 0 763 850 (1996-08-01), None
patent: 56-114355 (1981-09-01), None
patent: 61-133555 (1984-03-01), None
patent: 60-042821 (1985-03-01), None
patent: 61-133666 (1986-06-01), None
patent: 6146/91 (1992-08-01), None
patent: 04-345054 (1992-12-01), None
patent: 4-360570 (1992-12-01), None
patent: 5-335482 (1993-12-01), None
patent: 6-69166 (1994-03-01), None
patent: 8-181121 (1996-07-01), None
patent: 8-250449 (1996-09-01), None
patent: WO 98/49719 (1998-11-01), None
“Mechanisms of High PSG/Silicon Dioxide Selective Etching In a Highly Polymerized Fluorocarbon Plasma”; Jpn. J. Appl. Phys. Part I; (1991); I Kegami et al., pp. 1556-1561; 30(7).
Abatchev et al.,Study of the Boron-Phosphorous Doped and Undoped Silicate Glass Etching in CHF2/Ar Plasma, 96 Electrochem. Soc. Proceedings, No. 12, pp. 522-530 (1996).
U.S. Appln. No. 09/532,088, filed Mar. 21, 2000, Ko.
U.S. Appln. No. 09/945,508, filed Aug. 30, 2001, Ko.
W.G.M. van den Hoek et al.,Isotropic plasma etching of doped and undoped silicon dioxide for contact holes and vias, 7 J. Vac. Sci. Technol. A., No. 3, pp. 670-675 (May/Jun. 1989).
Eckert George
Lee Eugene
Wells St. John P.S.
LandOfFree
Gate stack structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate stack structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate stack structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3451757