Search
Selected: R

Reduced degradation of metal oxide ceramic due to diffusion...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced dielectric breakdown/leakage semiconductor device...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced dielectric breakdown/leakage semiconductor device...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced dielectric constant spacer materials integration for...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced diffusion of a mobile specie from a metal oxide...

Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Diffusing a dopant
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced dopant deactivation of source/drain extensions using...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced dry etching lag

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced electromigration and stressed induced migration of...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced filler particle size encapsulant for reduction in die su

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Encapsulating
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced fluorine contamination for tungsten CVD

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced hydrogen sidewall spacer oxide

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced leakage antifuse fabrication method

Semiconductor device manufacturing: process – Making device array and selectively interconnecting – Using structure alterable to conductive state
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced leakage interconnect structure

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced leakage trench isolation

Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal – Responsive to electromagnetic radiation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced leakage trench isolation

Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced mask CMOS salicided process

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced mask count buried layer process

Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced mask count process for manufacture of mosgated device

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced mask process for manufacture of MOS gated devices using

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced masking step CMOS transistor formation using...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.