Search
Selected: M

Migration enhanced epitaxy fabrication of active regions...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Modification of interfacial fields between dielectrics and semic

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Field plate electrode
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Modified LOCOS isolation process for semiconductor devices

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Modified LOCOS process for sub-half-micron technology

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Modified recessed locos isolation process for deep sub-micron de

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Modulated trigger device

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Monolithic device isolation by buried conducting walls

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Isolation by pn junction only
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Monolithic device isolation by buried conducting walls

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Isolation by pn junction only
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Monolithically integrated solid-state sige thermoelectric...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Isolation by pn junction only
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

MOS field-effect transistor and manufacturing method thereof

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having air-gap dielectric
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

MOS transistor in an integrated circuit and active area...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

MOS transistor with shield coplanar with gate electrode

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Field plate electrode
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

MOSFET device having recessed gate-drain shield and method

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Field plate electrode
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

MOSFET having buried shield plate for reduced gate/drain capacit

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Field plate electrode
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multi-layer structure for II-VI group compound semiconductor on

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Implanting to form insulator
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multi-thickness silicon films on a single...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multilevel interconnection structure having an air gap...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having air-gap dielectric
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multiple local oxidation for surface micromachining

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multiple stage deposition process for filling trenches

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multiple-gate transistors with improved gate control

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.