Search
Selected: M

Method and apparatus for automatic protocol generation

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for ballistic single flux quantum logic

Electronic digital logic circuitry – Superconductor – Tunneling device
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for ballistic single flux quantum logic

Electronic digital logic circuitry – Superconductor – Tunneling device
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for bi-directional bus driver

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for buffering an input-output node of...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for buffering bi-directional open drain...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for built-in self-test of logic...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for calibrating driver impedance

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for calibrating driver impedance

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for CAN bus auto-termination

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for cascade programming a chain of...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for clock division on a programmable...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for clock gating clock trees to reduce...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for clocking

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for clocking a sequential logic circuit

Electronic digital logic circuitry – Multifunctional or programmable – Sequential or with flip-flop
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for CML/EC to CMOS/TTL translators

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for communication using a distributed...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for compensated slew rate control of...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for configurable address translation

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for configuring a semiconductor device for

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.