Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2007-11-06
2007-11-06
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S086000
Reexamination Certificate
active
11128424
ABSTRACT:
A buffer system includes a logic adjusting circuit for translating a first logic level of a first component to a second logic level of a second component. The first and second logic level values are substantially different, and the buffer system has no directional control signal. A method of interfacing at least two components with different logic voltage requirements on a single bus without a separate directional control signal includes initializing a buffering circuit, activating the buffering circuit, transferring data through the buffering circuit, and deactivating the buffering circuit. A method of implementing a bi-directional interface between at least two devices interfaced on a bus includes providing a plurality of logic components interconnected to transfer data through the bus, and transferring data through the bus from a first device to a second device. The direction of data transfer is determined without a separate directional control signal.
REFERENCES:
patent: 4695740 (1987-09-01), Carter
patent: 4835418 (1989-05-01), Hsieh
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 5107148 (1992-04-01), Millman
patent: 5214330 (1993-05-01), Okazaki
patent: 5420696 (1995-05-01), Wegeng et al.
patent: 5486778 (1996-01-01), Lou
patent: 5517135 (1996-05-01), Young
patent: 5602495 (1997-02-01), Lou
patent: 5606672 (1997-02-01), Wade
patent: 5627480 (1997-05-01), Young et al.
patent: 5656950 (1997-08-01), Duong et al.
patent: 5789972 (1998-08-01), Lou
patent: 5790458 (1998-08-01), Lee et al.
patent: 5790526 (1998-08-01), Kniess et al.
patent: 5808492 (1998-09-01), Chow
patent: 5828854 (1998-10-01), Wade
patent: 5870573 (1999-02-01), Johnson
patent: 5933614 (1999-08-01), Tavallaci et al.
patent: 5941964 (1999-08-01), Young et al.
patent: 6038627 (2000-03-01), Plants
patent: 6046605 (2000-04-01), Ziemkowski et al.
patent: 6081865 (2000-06-01), Tavallaei et al.
patent: 6243769 (2001-06-01), Rooney
patent: 6370593 (2002-04-01), Larson
patent: 6388467 (2002-05-01), Ward et al.
patent: 6430637 (2002-08-01), Larson
patent: 6496887 (2002-12-01), Plants
patent: 6601118 (2003-07-01), Rooney
patent: 6822480 (2004-11-01), McCalmont
patent: 2003/0043300 (2003-03-01), White
patent: 1551595 (1979-08-01), None
patent: 2308933 (1997-07-01), None
patent: 2340686 (2000-02-01), None
patent: WO 93/09503 (1993-05-01), None
patent: WO 02/15013 (2002-02-01), None
Chow, “Bidirectional Buffer for Mixed Voltage Applications,” ISCA '99, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI, Part 1, pp. 270-273, 1999.
Lajeunesse, et al., “Interfacing the H17190 to a Microcontroller,” INTERSIL, Application Note AN9527, Sep. 1995, pp. 1-5.
74VCX163245 Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs, Fairchild Semiconductor, Mar. 2002, pp. 1-9.
Barnie Rexford
Edell Shapiro & Finnan LLC
ITT Manufacturing Enterprises Inc.
Tran Thienvu
LandOfFree
Method and apparatus for buffering bi-directional open drain... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for buffering bi-directional open drain..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for buffering bi-directional open drain... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3864450