Method and apparatus for clocking a sequential logic circuit

Details Method and apparatus for clocking a sequential logic circuit Method and apparatus for clocking a sequential logic circuit

1997-10-27

2000-03-14

Nelms, David

Electronic digital logic circuitry

Multifunctional or programmable

Sequential or with flip-flop

326 40, 326 39, G06F 738

Patent

active

060378018

ABSTRACT:
A sequential logic circuit having a series of data signal bistable elements is described. Each data signal bistable element is clocked by a corresponding qualified clock. The qualified clocks are generated by a series of AND gates that each have one input coupled to a global clock and the other input coupled to a valid signal such that the data signal bistable element is only clocked when valid data is present. A series of valid signal bistable elements, one for each data signal bistable element, are used to provide the valid signal to each AND gate. Since the data signal bistable elements are clocked only when valid data is present instead of continuously, the invention provides for a significant reduction in the power consumption of the sequential logic circuit.

REFERENCES:
patent: 4415818 (1983-11-01), Ogawa et al.
patent: 4933577 (1990-06-01), Wong et al.
patent: 4963770 (1990-10-01), Keida
patent: 5003201 (1991-03-01), Bai
patent: 5221866 (1993-06-01), Takatsu
patent: 5274791 (1993-12-01), Bracking et al.
patent: 5450021 (1995-09-01), Chiang

Affiliated with

Also associated with

Rating

Method and apparatus for clocking a sequential logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for clocking a sequential logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for clocking a sequential logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-173044