Search
Selected: A

Architecture for FPGAs

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architecture for implementing two chips in a package

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architecture for local programming of quantum processor...

Electronic digital logic circuitry – Superconductor – Function of and – or – nand – nor – or not
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architecture for programmable logic device

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architecture for reducing leakage component in semiconductor...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architecture for routing resources in a field programmable...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architecture for routing resources in a field programmable...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architecture of a multiple array high density programmable logic

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architectures for programmable logic devices

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Area efficient clock inverting circuit for design for...

Electronic digital logic circuitry – With test facilitating feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Area efficient routing architectures for programmable logic...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Area-efficient implication circuits for very dense Lukasiewicz l

Electronic digital logic circuitry – Three or more active levels
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arithmetic and logic function circuits optimized for datapath la

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrangement and method for adjustment of the slope times for...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrangement and method relating to digital information in...

Electronic digital logic circuitry – Superconductor – Tunneling device
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrangement for improving the ESD protection in a CMOS buffer

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrangement for reducing power dissipation in a line driver

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Array of programmable cells with customized interconnections

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrayed processing element redundancy architecture

Electronic digital logic circuitry – Reliability – Redundant
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ASIC architecture for active-compensation of a programmable...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.