Architecture for FPGAs

Details Architecture for FPGAs Architecture for FPGAs

1995-12-29

1997-08-12

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 16, 326 44, 371 222, H03K 19177

Patent

active

056569491

ABSTRACT:
A programmable circuit apparatus having a programmable circuit and an input/output circuit with a first terminal is provided. The programmable circuit apparatus includes a programming circuit, with a bus junction, for programming the programmable circuit. The programmable circuit apparatus further includes an isolation circuit having an isolation input, coupled to the first terminal, and an isolation output, coupled to the bus junction of the programming circuit. The isolation circuit further has an isolation control gate which can receive a control signal and in response to that signal, the control gate controllably couples the isolation input to the isolation output. The programmable circuit apparatus also includes an apparatus for testing the routing, the programming circuitry, and the programmable circuit with a minimal impact on the performance of the programmable circuit. The programmable circuit apparatus also has the ability to program three or more antifuses or other programmable elements simultaneously.

REFERENCES:
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5367207 (1994-11-01), Goetting et al.
patent: 5495181 (1996-02-01), Kolze
patent: 5552720 (1996-09-01), Lulla et al.

Affiliated with

Also associated with

Rating

Architecture for FPGAs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for FPGAs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for FPGAs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-162795