Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2001-05-21
2003-05-13
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S101000
Reexamination Certificate
active
06563340
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for a package integrating multiple chips generally and, more particularly, to a package having multiple programmable logic devices interconnected with each other.
BACKGROUND OF THE INVENTION
A design cycle for a newer and larger complex programmable logic device (CPLD) can require several months to complete. Considerable resources must be spent in design, simulations, and test cycles for the new CPLD prior to producing a working prototype in silicon. After the working prototypes are available, additional resources can be expended for additional testing.
While the new CPLD is being developed, customers must use multiple existing CPLD devices to meet design requirements for a number of gates greater than in an individual CPLD device. Using multiple CPLD devices requires additional time and effort to segregate functionality among the CPLD devices, program the individual CPLD devices, and assemble the individual CPLD devices onto the boards. Multiple CPLD devices can consume greater power and require more board space that a single CPLD device.
SUMMARY OF THE INVENTION
The present invention concerns a device having two or more programmable logic devices within an assembly apparatus. A first programmable logic device may be configured to have (i) a first signal interface and (ii) a second signal interface. A second programmable logic device may be configured to have (i) a third signal interface and (ii) a fourth signal interface. The assembly apparatus is generally configured to (i) mount the first programmable logic device and (ii) mount the second programmable logic device. A first external contact may be connected to the first signal interface. A second external contact may be connected to the fourth signal interface. A direct connection may be provided between the second signal interface and the third signal interface.
The objects, features and advantages of the present invention include providing a package having multiple programmable logic devices that may provide for (i) a high gate density, (ii) inter-PLD communications within the package, and/or (iii) external access to the inter-PLD communications.
REFERENCES:
patent: 5642262 (1997-06-01), Terrill et al.
patent: 6157213 (2000-12-01), Voogel
patent: 6225821 (2001-05-01), Davidson
patent: 0596658 (1994-05-01), None
Chang Daniel
Christopher P. Maiorana P.C.
Cypress Semiconductor Corp.
Ignatowski John J.
LandOfFree
Architecture for implementing two chips in a package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architecture for implementing two chips in a package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for implementing two chips in a package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3085553