Architecture for reducing leakage component in semiconductor...

Details Architecture for reducing leakage component in semiconductor... Architecture for reducing leakage component in semiconductor...

2006-12-29

2008-10-14

Le, Don P (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Output switching noise reduction

C326S083000

Reexamination Certificate

active

07436201

ABSTRACT:
An architecture for reducing leakage component in semiconductor devices using a gated power supply is based on the supply being split into two parts. An alternate inverter is connected to a different power rail derived from the same single power rail. The power rails are enabled and disabled according to the value of a standby signal and an input signal. The standby signal is high in the standby mode and low in the active mode.

REFERENCES:
patent: 6046604 (2000-04-01), Horiguchi et al.
patent: 7292061 (2007-11-01), Oh
patent: 2003/0038653 (2003-02-01), Ooishi et al.

Affiliated with

Also associated with

Rating

Architecture for reducing leakage component in semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for reducing leakage component in semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for reducing leakage component in semiconductor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4008134