Electronic digital logic circuitry – Three or more active levels
Patent
1998-03-25
1999-06-29
Cunningham, Terry D.
Electronic digital logic circuitry
Three or more active levels
326 35, 327355, H03K 1900
Patent
active
059173386
ABSTRACT:
A one-diode circuit for negated implication (.about..fwdarw.) is derived from a 12-transistor Lukasiewicz implication circuit (.fwdarw.). The derivation also yields an adjustable three-transistor implication circuit with maximum error less than 1% of full scale. Two Lukasiewicz logic arrays (.English Pound.LAs) are proposed that use area-efficient implementations of the one-diode and three-transistor implication circuits. The very dense diode-tower .English Pound.LA contains 36,000 implications in an area that previously held 92 implications; the three-transistor .English Pound.LA contains 1,990 implications. Both .English Pound.LAs double the number of inputs per pin on the IC package. Very dense .English Pound.LAs make .English Pound.LA-based fuzzy controllers and neural networks practical. As an example, an .English Pound.LA retina that detects edges in 15 nanoseconds is described.
REFERENCES:
patent: 3097311 (1963-07-01), Tiemann
patent: 3116426 (1963-12-01), Oshima et al.
patent: 3124708 (1964-03-01), Reinecke, Jr. et al.
patent: 3239687 (1966-03-01), Steele
patent: 4694418 (1987-09-01), Ueno
Cunningham Terry D.
Indiana University
LandOfFree
Area-efficient implication circuits for very dense Lukasiewicz l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Area-efficient implication circuits for very dense Lukasiewicz l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Area-efficient implication circuits for very dense Lukasiewicz l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1378550