Architecture for programmable logic device

Details Architecture for programmable logic device Architecture for programmable logic device

2006-12-26

2006-12-26

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S040000, C326S113000

Reexamination Certificate

active

07154299

ABSTRACT:
An improved Programmable Logic Device architecture that provides more efficient utilization of resources by enabling access to defined circuit elements in the domain of any Programmable Logic Block (PLB) from any other PLB in the device, by incorporating a connecting means in the routing structure for selectively connecting the input or output of the circuit element in the domain of the PLB to the common interconnect matrix connecting all the PLBs together.

REFERENCES:
patent: 4963770 (1990-10-01), Keida
patent: 5592106 (1997-01-01), Leong et al.
patent: 5809281 (1998-09-01), Steele et al.
patent: 5883525 (1999-03-01), Tavana et al.
patent: 6185719 (2001-02-01), Sako
patent: 6268743 (2001-07-01), Kaptanoglu
patent: 6590419 (2003-07-01), Betz et al.
patent: 6621298 (2003-09-01), Agrawal et al.

Affiliated with

Also associated with

Rating

Architecture for programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3679987