Search
Selected: D

Decoding next instruction of different length without length...

Electrical computers and digital processing systems: processing – Instruction decoding – Decoding instruction to accommodate variable length...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Decoding operands for multimedia applications instruction coded

Electrical computers and digital processing systems: processing – Instruction decoding
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Decoding predication instructions within a superscaler data...

Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Decoding suffix instruction specifying replacement...

Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Decomposition of instructions into branch and sequential...

Electrical computers and digital processing systems: processing – Processing control – Generating next microinstruction address
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Decompression bit processing with a general purpose...

Electrical computers and digital processing systems: processing – Byte-word rearranging – bit-field insertion or extraction,...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Decoupled fetch-execute engine with static branch prediction...

Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Deferred branch history update scheme

Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Deferring loads and stores when a load buffer or store...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Delay slot handling in a processor

Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Delay-slot control mechanism for microprocessors

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Delayed deallocation of an arithmetic flags register

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Delayed update register for an array

Electrical computers and digital processing systems: processing – Processing control – Branching
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dependence-chain processing using trace descriptors having...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dependence-chain processing using trace descriptors having...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dependency checking for reconfigurable logic

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dependency matrix

Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dependency table for reducing dependency checking hardware

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dependency table for reducing dependency checking hardware

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dependency table for reducing dependency checking hardware

Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.