Dependency table for reducing dependency checking hardware

Details Dependency table for reducing dependency checking hardware Dependency table for reducing dependency checking hardware

1996-05-17

2000-08-22

Cabeca, John W.

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

712217, 712 23, G06F 938

Patent

active

061087696

ABSTRACT:
A dependency table stores a reorder buffer tag for each register. The stored reorder buffer tag corresponds to the last of the instructions within the reorder buffer (in program order) to update the register. Otherwise, the dependency table indicates that the value stored in the register is valid. When operand fetch is performed for a set of concurrently decoded instructions, dependency checking is performed including checking for dependencies between the set of concurrently decoded instructions as well as accessing the dependency table to select the reorder buffer tag stored therein. Either the reorder buffer tag of one of the concurrently decoded instructions, the reorder buffer tag stored in the dependency table, the instruction result corresponding to the stored reorder buffer tag, or the value from the register itself is forwarded as the source operand for the instruction. Information from the comparators and the information stored in the dependency table is sufficient to select which value is forwarded. Additionally, the dependency table stores the width of the register being updated. Prior to forwarding the reorder buffer tag stored within the dependency table, the width stored therein is compared to the width of the source operand being requested. If a narrow-to-wide dependency is detected the instruction is stalled until the instruction indicated in the dependency table retires. Still further, the dependency table recovers from branch mispredictions and exceptions by redispatching the instructions into the dependency table.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5394351 (1995-02-01), Widigen et al.
patent: 5446912 (1995-08-01), Colwell et al.
patent: 5497499 (1996-03-01), Garg et al.
patent: 5590295 (1996-12-01), Deosaran et al.
patent: 5590352 (1996-12-01), Zuraski et al.
patent: 5630149 (1997-05-01), Bluhm
patent: 5651125 (1997-07-01), Witt et al.
patent: 5765035 (2000-06-01), Tran
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Byte, Jan. 1996, 4 pages.

Affiliated with

Also associated with

Rating

Dependency table for reducing dependency checking hardware does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dependency table for reducing dependency checking hardware, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dependency table for reducing dependency checking hardware will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-595022