Wake-up and sleep conditions of processors in a...
Watchpoint engine for a pipelined processor
Wide connections for transferring data between PE's of...
Wide memory architecture vector processor using nxP bits wide me
Wide shifting in the vector permute unit
Work-efficient parallel prefix sum algorithm for graphics...
Write before read interlock for recovery unit operands
Writing of instruction results produced by instruction execution