Electrical computers and digital processing systems: processing – Byte-word rearranging – bit-field insertion or extraction,...
Reexamination Certificate
2003-01-31
2004-06-29
Treat, William M. (Department: 2183)
Electrical computers and digital processing systems: processing
Byte-word rearranging, bit-field insertion or extraction,...
C712S221000, C712S223000, C712S224000
Reexamination Certificate
active
06757820
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to processors and, more particularly to instructions for use with processors.
2. Related Art
In order to support speech, audio,
3
D-graphics and video compression and decompression, processors must be able to support a variety of operations such as bit extraction, digital signal processing (DSP) and image display. As the demand for faster rendering of high resolution images rises, hardware acceleration of these operations becomes more and more important. Prior art processors, however, have focused on DSP and signal display operations while providing only limited support for bit extraction operations.
On the other hand, when dealing with encoded multimedia data such as H.261, H.265, MPEG-1, MPEG-2 or MPEG-4 data, as much as 50% of the processing time may be spent on bit extraction operations. As a result, there is a need for a general purpose processor that allows for fast processing of bit extraction operations.
SUMMARY OF THE INVENTION
The present invention provides a method and apparatus for performing fast bit extraction operations in a general purpose processor. The fast bit extraction operations are accomplished by executing a first instruction for extracting an arbitrary number of bits of a sequence of bits stored in two or more source registers of the processor starting at an arbitrary offset and the storing the extracted bits in a destination register. Both the source and the destination registers are specified by the instruction. In addition, a second instruction is provided for counting the number of leading zeros in a sequence of bits stored in two or more source registers of the processor and then storing a binary value representing the number of leading zeros in a destination register. Again the source and the destination registers are specified by the second instruction.
Both the first and the second instructions are pipelined to obtain an effective throughput of one instruction every cycle. As a result, bit extraction operations are performed very efficiently by the processor, thereby reducing the overall processing time required to compress and decompress multimedia data. The bit extraction instruction can also be used as an instruction to obtain unaligned data.
REFERENCES:
patent: 3833887 (1974-09-01), Shevlin
patent: 4785393 (1988-11-01), Chu et al.
patent: 5295250 (1994-03-01), Komoto et al.
patent: 5357620 (1994-10-01), Suzuki
patent: 5381452 (1995-01-01), Kowalski
patent: 5568624 (1996-10-01), Sites et al.
patent: 5654806 (1997-08-01), Truong
patent: 5669012 (1997-09-01), Shimizu et al.
patent: 5835793 (1998-11-01), Li et al.
patent: 5841379 (1998-11-01), Seshan et al.
patent: 5844826 (1998-12-01), Nguyen
patent: 5923574 (1999-07-01), Bechade
patent: 5931896 (1999-08-01), Kawaguchi
patent: 5974432 (1999-10-01), Orup
patent: 5996066 (1999-11-01), Yung
patent: 6041092 (2000-03-01), Tsai et al.
patent: 6052522 (2000-04-01), Mattela et al.
patent: 6065028 (2000-05-01), Dhong et al.
patent: 6173300 (2001-01-01), Mahurin
patent: 6247112 (2001-06-01), Seki
patent: 6308253 (2001-10-01), Gadre et al.
patent: 0 831 396 (1998-03-01), None
patent: WO 00/31623 (2000-06-01), None
U.S. patent application Ser. No. 09/442,874, filed Nov. 18, 1999, entitled “Decompression Bit Processing with a General Purpose Alignment Tool,” naming inventors Subramania Sudharsanan, Jeffrey Meng Wah Chan and Marc Tremblay, 29 pp.
From the internet,www.motorola.com,MPCxxx Instruction Set, Sep. 1997 (4 pages).
Motorola, Inc. and International Business Machines Corp.,PowerPC Microprocessor Family: The Programming Environments, 1997 (3 pages).
Chan Jeffrey Meng Wah
Sudharsanan Subramania
Tremblay Marc
Treat William M.
Zagorin O'Brien & Graham LLP
LandOfFree
Decompression bit processing with a general purpose... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decompression bit processing with a general purpose..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decompression bit processing with a general purpose... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3302318