Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate
2008-04-22
2008-04-22
Huisman, David J. (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
C712S214000
Reexamination Certificate
active
10037666
ABSTRACT:
An apparatus and method for a processor microarchitecture that quickly and efficiently takes large steps through program segments without fetching all intervening instructions. The microarchitecture processes descriptors of trace sequences in program order so as to locate and dispatch descriptors of dependence chains that are used to fetch and execute the instructions of the dependence chain in data flow order.
REFERENCES:
patent: 5699537 (1997-12-01), Sharangpani et al.
patent: 5732255 (1998-03-01), Verbauwhede
patent: 6018798 (2000-01-01), Witt et al.
patent: 6247097 (2001-06-01), Sinharoy
patent: 6260189 (2001-07-01), Batten et al.
patent: 6304962 (2001-10-01), Nair
patent: 6351844 (2002-02-01), Bala
patent: 6427204 (2002-07-01), Arimilli et al.
patent: 6988190 (2006-01-01), Park
patent: 2002/0144098 (2002-10-01), Wang et al.
patent: 2002/0144101 (2002-10-01), Wang et al.
Sullery, “Beyond ILP II: SMT and Variants,” May 2000, pp. 1-6.
Rotenberg et al., “Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching,” 1996.
Yuan Chou, John Shen, “Instruction Path Coprocessors”, In Proceedings of 27th Annual International Symposium on Computer Architecture, pp. 270-281, Jun. 2000.
R. Īannucci, “Toward a Dataflow / von Neumann Hybrid Architecture”, In Proceedings of 15th International Symposium on Computer Architecture, pp. 131-140, 1988.
S. Palacharla, James Smith, “Complexity-Effective Superscalar Processors”, In 24th International Symposium on Computer Architecture, pp. 206-218, Denver, CO, Jun. 1997.
J.E. Smith, “Instruction-Level Distributed Processing,” IEEE Computer, Apr. 2001.
Sriram Vajapeyam, Tulika Mitra, “Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences,” 7th International Symposium on Computer Architecture, India, Dec. 1997.
Sanjay J. Patel, Steven S. Lumetta, “rePLay: A Hardware Framework for Dynamic program Optimization.” Tech. Rep. CRHC-99-16, Center for Reliable High-Performance Computing, Univ. Illinois, Dec. 1999.
Narayan Ranganathan, Manoj Franklin, “An Empirical Study of Decentralized ILP Execution Models,” In 8th International Conference on Architectural Support for Programmming Languages and Operation Systems, pp. 271-281, Oct. 1998.
Narayan Ranganathan, Manoj Franklin, “The PEWs Microarchitecture: Reducing Complexity Through Data-Dependence Based Decentralization,” Microprocessor and Microprocessing Systems, 1998.
Eric Rotenberg, Steve Bennett, James E. Smith, “A Trace Cache Microarchitecture and Evaluation”, IEEE Transactions on Computers, 48(2): 111-120 (1998).
Eric Rotenberg, “Trace Processors: Exploiting Hierarchy and Speculation”. Ph.D. Thesis, Computer Sciences Dept. Univ. of Wisconsin—Madison (1996).
Sanjay J. Patel, Tony Tung, Satarupa Boe, Matthew M. Crum, “Increasing the Size of Atomic Instruction Blocks Using Control Flow Assertions,” Proceedings of 33rd Annual International Symposium on Micro/Architecture, 2000.
Amir Roth, Guri Sohi, “Speculative Data-Driven Sequencing for imperative Programs,” UW-Madison TechReport, Mar. 2000.
J.E. Smith, “Instruction-Level Distributed Processing,” Proc. Int'l. Symp. on High-Performance Computing, Dec. 2000.
International Search Report for International Application No. PCT/US02/41551, mailed Apr. 23, 2003 (2 pages).
Friendly, Daniel Holmes, et al., “Putting the Fill Unit toWork: Dynamic Optimizations for Trace Cache Microprocessors”, Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, pp. 173-181 (Nov. 30, 1998).
Patel, Sanjay J., et al., “rePLay: A Hardware Framework for Dynamic Optimization”, IEEE Transactions On Computers, vol. 50, No. 6, pp. 590-608 (Jun. 2001).
Rotenberg, Eric, et al., “Trace Processors”, Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 138-148 (Dec. 1, 1997).
Vajapeyam, Sriram, et al., “Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences”, Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 1-12 (Jun. 2, 1997).
Black, Bryan, et al., “The Block-based Trace Cache”, Proceedings of the 26th International Symposium on Computer Architecture, pp. 196-207 (May 2-4, 1999).
Smith, James E., et al., “Trace Processors: Moving to Fourth-Generation Microarchitectures”, Computer, vol. 30, Issue 9, pp. 68-74 (Sep. 1997).
Vajapeyam, Sriram, et al., “Dynamic Vectorization: A Mechanism for Exploiting Far-Flung ILP in Ordinary Programs”, Proceedings of the 26th International Symposium on Computer Architecture, pp. 16-27 (May 2-4, 1999).
U.S. Appl. No. 10/950,693, entitled System, Method and Apparatus for Dependency Chain Processing, filed Sep. 28, 2004, by Satish Narayanasamy et al.
Rychlik Bohuslav
Shen John P.
Vajapeyam Sriram
Huisman David J.
Intel Corporation
Trop Pruner & Hu P.C.
LandOfFree
Dependence-chain processing using trace descriptors having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dependence-chain processing using trace descriptors having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dependence-chain processing using trace descriptors having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3950757