Dependency matrix

Details Dependency matrix Dependency matrix

1997-01-08

2000-05-16

Donaghue, Larry D.

Electrical computers and digital processing systems: processing

Processing architecture

Superscalar

712218, 712215, G06F 1500

Patent

active

060651059

ABSTRACT:
In a microprocessor, an instruction scheduler 30 includes a dependency matrix 36 and a waiting buffer 34. A dependency determination unit 32 receives instructions to be executed, forwards the instructions to the waiting buffer 34, determines if any dependency exists between the instructions, and forwards the dependency information to the dependency matrix 36 in the form of a dependency vector 40. The dependency matrix 36 periodically determines whether any of the instructions contained in the waiting buffer 34 are ready to be executed, that is, no dependencies exist for that instruction. As each instruction is dispatched for execution from the waiting buffer 34, the dependency vector 40 for all dependent instructions is cleared for subsequent execution. In this manner, an out-of-order processing scheme is implemented that efficiently accounts for data dependency between processed instructions.

REFERENCES:
patent: 5574941 (1996-11-01), Horst
patent: 5655096 (1997-08-01), Branigin
patent: 5761476 (1998-06-01), Martell
Ramon Delf Acosta, Evaluation, Implementation, And Enhancement of the Dispatch Stack Instruction Issuing Mechanism, UMI Dissertation Services, 16-17, 30-40, 1985.

Affiliated with

Also associated with

Rating

Dependency matrix does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dependency matrix, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dependency matrix will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-268871