Search
Selected: All

Device and method for processing instructions based on...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Different register data indicators for each of a plurality...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Digital signal processor computation core with pipeline...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Digital signal processor having distributed register file

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual-target block register allocation

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic concurrent atomic execution

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic data dependence tracking and its application to...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic instruction dependency monitor and control system

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic instruction dependency monitor and control system

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic recalculation of resource vector at issue queue for...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic recalculation of resource vector at issue queue for...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamically reconfigurable stages pipelined datapath with...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamically reconfigurable stages pipelined datapath with...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamically shared group completion table between multiple...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamically typed register architecture

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Early condition code evaluation at pipeline stages...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Early data return indication mechanism

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Early data return indication mechanism for data cache to...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Early exit processing of iterative refinement algorithm...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Early exit processing of iterative refinement algorithm...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.