Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2005-12-16
2011-12-13
Vicary, Keith (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
Reexamination Certificate
active
08078845
ABSTRACT:
A method and a device for processing instructions based on register group size information includes a pipelined processor, an instruction memory unit and a register file, whereas the pipelined processor includes a write-back unit and an execution unit. The device is characterized by including a controller that is adapted to receive a first register group size information and a first register identification information that define a first group of source registers associated with a first instruction; and to determine an execution related operation of the first instruction in response to the first register group size information, the first register identification information, a second register group size information and a second register identification information. The second register group size information and the second register identification information define a second group of target registers associated with a second instruction. The second instruction is provided to the pipelined processor before the first instruction.
REFERENCES:
patent: 4916606 (1990-04-01), Yamaoka et al.
patent: 5043868 (1991-08-01), Kitamura et al.
patent: 5142631 (1992-08-01), Murray et al.
patent: 5148529 (1992-09-01), Ueda et al.
patent: 5396610 (1995-03-01), Yoshida et al.
patent: 5636353 (1997-06-01), Ikenaga et al.
patent: 5694565 (1997-12-01), Kahle et al.
patent: 5867684 (1999-02-01), Kahle et al.
patent: 5941984 (1999-08-01), Mohri et al.
patent: 6101596 (2000-08-01), Tanaka et al.
patent: 6101597 (2000-08-01), Colwell et al.
patent: 6145097 (2000-11-01), Moyer et al.
patent: 6298438 (2001-10-01), Thayer et al.
patent: 6304955 (2001-10-01), Arora
patent: 6343359 (2002-01-01), Col et al.
patent: 6438681 (2002-08-01), Arnold et al.
patent: 6490674 (2002-12-01), Arnold et al.
patent: 6754810 (2004-06-01), Elliott et al.
patent: 6901504 (2005-05-01), Luick
patent: 6981130 (2005-12-01), Gupte et al.
patent: 2002/0108026 (2002-08-01), Balmer et al.
patent: 2003/0014614 (2003-01-01), Jarvis
patent: 2003/0154364 (2003-08-01), Peng et al.
patent: 2004/0044915 (2004-03-01), Bose et al.
patent: 2005/0216707 (2005-09-01), Taylor
patent: 0455345 (1997-05-01), None
patent: 0918290 (1999-05-01), None
patent: 0547241 (2001-10-01), None
patent: 1385085 (2004-01-01), None
patent: 1024426 (2004-02-01), None
patent: 1416375 (2004-05-01), None
Dorani Shlomit
Ginzburg Evgeni
Sheffer Noam
Freescale Semiconductor Inc.
Vicary Keith
LandOfFree
Device and method for processing instructions based on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method for processing instructions based on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for processing instructions based on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4314153