Search
Selected: D

Data cache having store queue bypass for out-of-order...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data dependency detection using history table of entry...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing apparatus

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing apparatus including a plurality of pipeline...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing apparatus with register file bypass

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing device

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing device that controls an overriding of a...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing system and method for extending the time for exe

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing system and method for implementing an...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing system and method for implementing an...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing system having hashed architected processor...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing system with bypass reorder buffer having...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processing system with partial bypass reorder buffer...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processor

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processor

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data processor with individually writable register subword...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Decentralized exception processing system

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Decode and execution synchronized pipeline processing using...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Deferring loads and stores when a load buffer or store...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Delay-slot control mechanism for microprocessors

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.