Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate
2008-07-01
2008-07-01
Treat, William M. (Department: 2181)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
C712S213000, C712S215000, C712S222000
Reexamination Certificate
active
07395414
ABSTRACT:
A method and apparatus for steering instructions dynamically, at issue time, so as to maximize the efficiency of use of execution units being shared by multiple threads being processed by an SMT processor. Resource vectors are used at issue time to redirect instructions, from threads being processed simultaneously, to shared resources for which the multiple threads are competing. The existing resource vectors for instructions that are queued for issuance are analyzed and, where appropriate, dynamically recalculated and modified for maximum efficiency.
REFERENCES:
patent: 5337415 (1994-08-01), DeLano et al.
patent: 5828895 (1998-10-01), Chan et al.
patent: 6658551 (2003-12-01), Berenbaum et al.
patent: 6665791 (2003-12-01), Berenbaum et al.
patent: 7007153 (2006-02-01), Berenbaum et al.
patent: 7096343 (2006-08-01), Berenbaum et al.
Le Hung Q.
Nguyen Dung Q.
Thompto Brian W.
Yeung Raymond C.
International Business Machines - Corporation
Roberts-Gerhardt Diana
Synnestvedt & Lechner LLP
Treat William M.
LandOfFree
Dynamic recalculation of resource vector at issue queue for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic recalculation of resource vector at issue queue for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic recalculation of resource vector at issue queue for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2790681