Search
Selected: D

DRAM with super self-refresh and error correction for...

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

DRAM-based separate I/O memory solution for communication...

Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

DRAM/SRAM with uniform access time using buffers, write back, ad

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Drive device and related computer program

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Drive preparation methods for intelligent backup systems

Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

DSP architecture optimized for memory accesses

Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

DSP code swapping with continuous DSP execution

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

DSP memory bank rotation

Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

DSP with distributed RAM structure

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual active bank memory controller

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual apparatus and method thereof using concurrent write...

Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual associative-cache directories allowing simultaneous read op

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual axis RAID systems for enhanced bandwidth and reliability

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual bus computer network using dual busses with dual spy module

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual bus data storage system having an addressable memory with t

Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual bus memory transactions using address bus for data transfer

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual bus network cache controller system having rapid invalidati

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual bus system with multiple processors having data coherency m

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual cache directories with respective queue independently execu

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual cache module support for array controller

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.