DRAM-based separate I/O memory solution for communication...

Details DRAM-based separate I/O memory solution for communication... DRAM-based separate I/O memory solution for communication...

2005-02-08

2005-02-08

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

Reexamination Certificate

active

06854041

ABSTRACT:
A structure and method for performing back-to-back read and write memory operations to a same DRAM bank comprising articulating between reading data on a first bank during successive first bank read cycles and writing data to a second bank during successive second bank write cycles, cycling between reading data on the second bank during successive second bank read cycles and writing data to the first bank during successive first bank write cycles, and performing a refresh cycle on the first and second bank, wherein the first bank write cycles lag the first bank read cycles, and wherein the second bank write cycles lag the second bank read cycles. Moreover, the read and write memory operations constantly swap between the read and write cycles and between the first and second bank.

REFERENCES:
patent: 6256716 (2001-07-01), Pham
patent: 6401167 (2002-06-01), Barth et al.
patent: 6728161 (2004-04-01), Roohparvar

Affiliated with

Also associated with

Rating

DRAM-based separate I/O memory solution for communication... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM-based separate I/O memory solution for communication..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM-based separate I/O memory solution for communication... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3493375