Dual bus data storage system having an addressable memory with t

Details Dual bus data storage system having an addressable memory with t Dual bus data storage system having an addressable memory with t

1996-08-23

1998-10-13

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

39518508, 395878, 395879, 395880, 711104, G06F 1316

Patent

active

058227776

ABSTRACT:
An addressable memory having: a buffer memory adapted for coupling to a bus; a random access memory coupled to the buffer memory; an internal clock; and, a logic network, coupled to the bus and configured to transferring data among the buffer memory, the random access memory and the bus in response to clock signals produced by the internal clock and clock pulses provided on the bus. In a preferred embodiment, the buffer memory includes a first-in/first out (FIFO). A data storage system wherein a main frame computer section having main frame processors for processing data is coupled to a bank of disk drives through an interface. The interface includes: a bus; a controller; and, an addressable memory. The controller and addressable memories are interconnected through the bus. The addressable memory includes a master memory unit and a slave memory unit. Each one of the memory units includes: a buffer memory coupled to the bus; a random access memory coupled to the buffer memory; an internal clock; and, a logic network coupled to the bus and configured to transferring data among the buffer memory, the random access memory and the bus in response to clock signals produced by the internal clock and clock pulses provided on the bus.

REFERENCES:
patent: 4340964 (1982-07-01), Sprick et al.
patent: 4709327 (1987-11-01), Hillis et al.
patent: 5005151 (1991-04-01), Kurkowski
patent: 5206939 (1993-04-01), Yanai et al.
patent: 5265234 (1993-11-01), Ogura et al.
patent: 5499353 (1996-03-01), Kadlec et al.
patent: 5539345 (1996-07-01), Hawkins
patent: 5649096 (1997-07-01), Desubijawa et al.
patent: 5657467 (1997-08-01), Hasegawa
patent: 5659690 (1997-08-01), Stuber et al.

Affiliated with

Also associated with

Rating

Dual bus data storage system having an addressable memory with t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual bus data storage system having an addressable memory with t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual bus data storage system having an addressable memory with t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-327302