Search
Selected: S

Stacking system and method

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Staggered pad array

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Standing chip scale package

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Standing chip scale package

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Standoff height improvement for bumping technology using...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Static memory with self aligned contacts and split word lines

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Static random access memory device and manufacturing method ther

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Static random-access memory device having a local...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Static type semiconductor memory device

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stem for optical element and optical semiconductor device...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Ball or nail head type contact – lead – or bond
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stepped photoresist profile and opening formed using the...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Strain silicon wafer with a crystal orientation (100) in...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Strapping via for interconnecting integrated circuit structures

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stratified underfill in an IC package

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stress buffered bond pad and method of making

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stress decoupling structures for flip-chip assembly

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stress isolating signal path for integrated circuits

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stress mitigation layer to reduce under bump stress...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stress reduction in flip-chip PBGA packaging by utilizing...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stress released VLSI structure by the formation of porous interm

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.