Search
Selected: A

Area optimized edge-triggered flip-flop for high-speed...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Area-efficient convolutional decoder

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Area-efficient surviving paths unit for Viterbi decoders

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arithmetic built-in self test of multiple scan-based integrated

Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arithmetic built-in self-test of multiple scan-based...

Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arithmetic built-in self-test of multiple scan-based...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arithmetic circuit

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arithmetic operation method for cyclic redundancy check and...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arithmetic unit performing cyclic redundancy check at high...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ARQ combining holdoff system and method

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ARQ for point to point links

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ARQ for point to point links

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ARQ for point to point links

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ARQ for point to point links

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ARQ method for wireless communication

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ARQ method with adaptive transmittal data block positions

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

ARQ method with adaptive transmittal data block positions

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrangement and method for connecting a processing node in a...

Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrangement and method of testing an integrated circuit

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrangement and method of testing an integrated circuit

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.